由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - 高通硬件工程师职位
相关主题
C++强悍有意来EDA行业的我可以帮忙递简历高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+
[工作机会]Synopsys R&D positions in MA (转载)数电ASIC求内推,Design, Verification,Validation,Application
[工作机会]Synopsys Software R&D Engineer positions in MA芯片制造这一块
job opening - Wireless communication designer (转载)VLSI CAD phd主要可以去哪些公司就业啊?
Software Eng Job in Cadence请教Cadence onsite是个什么流程
招人 - two positions招人:SoC Physical Design Engineer
三星美国EE工程师位置内推招人,NCG 也欢迎,本人就是Hiring Manager
Senior ASIC Design Engineer opening --Santa Clara, CACandense公司,怎么样。
相关话题的讨论汇总
话题: design话题: cadence话题: digital话题: experience话题: designs
进入JobHunting版参与讨论
1 (共1页)
s*********o
发帖数: 41
1
积攒人品。高通招聘senior 硬件工程师。地点在湾区。要求做过multimedia IP。最好
有工作经历。
有兴趣发简历到[email protected]/* */。为避免争议,提前声明,不是所有简历都会
内推,如果合适会和你联系。
As an ASIC Design Engineer, you will be responsible for digital signal
processing HW designs, specifically data path as well as control intensive
digital designs. You will work with the architects of Systems, as well as
other SoC team ASIC designers and SW engineers to micro-architect and
implement designs specific to Digital Sensor subsystems for integration into
SoC for mobile applications.
Required: At least 8 years of work experience in the following areas: - RTL
design experience on-chip with custom digital logic - Synopsys Design
Compiler tool for synthesizing RTL and use of simulation tools - C/C++,
System Verilog, System C & Matlab, Tcl/Perl/shell-scripting skills - Any of
the following HLS tools: Catapult, Cadence C-to-Silicon, Forte / Cadence
Cynthesizer, or Cadence Stratus - Design Rule Checking and Clock Domain
Crossing checks
Preferred Qualifications - FPGA experience - Experience with sensor data
processing - Gate level Simulation bring up and usage of power extraction
tools
C******B
发帖数: 738
2
8年在求康应该至少staff了,怎么才给sr
难道现如今连title都节省了?
s*********o
发帖数: 41
3
听经理语气 要求应该不是硬性的 senior或者staff也是根据个人情况
[在 shawndongbo (dd) 的大作中提到:]
:积攒人品。高通招聘senior 硬件工程师。地点在湾区。要求做过multimedia IP。最
好有工作经历。
:有兴趣发简历到[email protected]/* */。为避免争议,提前声明,不是所有简历都会
:...........
C******B
发帖数: 738
4
👍lz一个,好人

都会

【在 s*********o 的大作中提到】
: 听经理语气 要求应该不是硬性的 senior或者staff也是根据个人情况
: [在 shawndongbo (dd) 的大作中提到:]
: :积攒人品。高通招聘senior 硬件工程师。地点在湾区。要求做过multimedia IP。最
: 好有工作经历。
: :有兴趣发简历到[email protected]/* */。为避免争议,提前声明,不是所有简历都会
: :...........

1 (共1页)
进入JobHunting版参与讨论
相关主题
Candense公司,怎么样。Software Eng Job in Cadence
[求内推]IC设计方向招人 - two positions
找工作总结 MSEE ASIC三星美国EE工程师位置内推
公司在招人 design and verificationSenior ASIC Design Engineer opening --Santa Clara, CA
C++强悍有意来EDA行业的我可以帮忙递简历高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+
[工作机会]Synopsys R&D positions in MA (转载)数电ASIC求内推,Design, Verification,Validation,Application
[工作机会]Synopsys Software R&D Engineer positions in MA芯片制造这一块
job opening - Wireless communication designer (转载)VLSI CAD phd主要可以去哪些公司就业啊?
相关话题的讨论汇总
话题: design话题: cadence话题: digital话题: experience话题: designs