由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
Classified版 - Job Opening in Broadcom ---- VLSI/Physical Design Engineer
相关主题
Job Opening in Broadcom: Principal Logic Design Engineer - SATA ExpertBRCM hardware application enginner opening
Job Opening in Broadcom: Principal Design Engineer - Accelerator expert急聘C++ Software Engineer (San Jose, CA)
silicon engineering job opportunities at bay area CASr. Application Engineer Opening
招人,NCG 也欢迎,本人就是Hiring Manager出售 一个 EEEPC ASUS | 1001P-PU17-WT RTL@260
湾区人工智能Startup招digital frontend工程师[出售]Dell Inspiron Mini 10 $230
One digital IC design/verification engineer openning[出售] dell mini 1018 $230
need a principal engineer for ebay[出售]: MS XBOX 360 250GB HOLIDAY BNDL RTL
【供求】Sr SW Engineer Contract Position【出售】一些免费软件各一套,2折出售,要的联系
相关话题的讨论汇总
话题: 8226话题: design话题: physical话题: able话题: vlsi
进入Classified版参与讨论
1 (共1页)
m****s
发帖数: 18160
1
【 以下文字转载自 EE 讨论区 】
发信人: sizhiyi (sizhiyi), 信区: EE
标 题: Job Opening in Broadcom ---- VLSI/Physical Design Engineer (可以内推)
发信站: BBS 未名空间站 (Sun Apr 21 16:47:59 2013, 美东)
This position requires an understanding of RTL to GDS flows, CMOS device
operation and advanced layout rules.
RESPONSIBILITIES:
• Ownership of design floor planning, synthesis, DFT, place and
route, clock and power distribution, static timing analysis, signal
integrity analysis, physical verification.
• Use circuit design skills to verify clock and power
implementation.
• Contribute to developing physical design methodologies and RTL to
GDS flow automation.
JOB REQUIREMENTS:
• BSEE, MSEE Preferred
• 2+ years directly related physical design expertise in state of
the art ICs with emphasis on VLSI physical design and methodology on 45 and
28 nanometer process nodes.
• A solid understanding of digital circuit design and Verilog.
• Able to analyze static timing paths for high speed digital blocks
, and implement design fixes to meet block frequency target.
• Basic understanding for circuit design of custom macro blocks
such as RAMs, Register Files, CAMs, high-speed IO drivers and other IP cells
.
• Power user of place and route tools such as Atoptech, ICC, Magma
or Cadence SOCe
• Able to identify, extract and simulate critical paths using
Hspice.
• Able to create schematics from RTL for semi-custom designs.
• Strong hands on familiarity with Design Compiler, Calibre, Hspice
, LEC, Formality, Primetime SI, Redhawk and StarRC preferred.
• Proficiency using Perl, TCL.
• Able to work in a small team environment.
• Self Motivator and excellent problem solving skills.
1 (共1页)
进入Classified版参与讨论
相关主题
【出售】一些免费软件各一套,2折出售,要的联系湾区人工智能Startup招digital frontend工程师
Xilinx openningOne digital IC design/verification engineer openning
Hiring Experienced Logic Designers (Nvidia)need a principal engineer for ebay
高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+【供求】Sr SW Engineer Contract Position
Job Opening in Broadcom: Principal Logic Design Engineer - SATA ExpertBRCM hardware application enginner opening
Job Opening in Broadcom: Principal Design Engineer - Accelerator expert急聘C++ Software Engineer (San Jose, CA)
silicon engineering job opportunities at bay area CASr. Application Engineer Opening
招人,NCG 也欢迎,本人就是Hiring Manager出售 一个 EEEPC ASUS | 1001P-PU17-WT RTL@260
相关话题的讨论汇总
话题: 8226话题: design话题: physical话题: able话题: vlsi