由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - job opening - Hardware Manufacturing Test Engineer
相关主题
job opening - DSP Applications Engineer另外一个cadence里的plot的问题
请教电路设计应用于BME研究cadence layout extraction 和schematic 相差过大的问题
请问OrCAD和Allegro的区别佛州有啥半导体公司?
想找关于Power Electronic 的工作, 该如何准备?有没有做sensor兄弟?
请问:想做VLSI要学什么软件和语言啊CADENCE schematic /layout design中的callback
Winners, losers in 2007 chip rankings (ZT)请问这样的BJT在schematic 里的接法(附图)
哪些地区EE比较好找工作一些关于压控电流放大器的问题
请教一个cadence问题土问 layout的一个问题
相关话题的讨论汇总
话题: test话题: 8226话题: job话题: product
进入EE版参与讨论
1 (共1页)
h*******y
发帖数: 896
1
send me your resume if your background matches this position very well
=======================================
Job Posting: Feb 15, 2011
Primary Location: US-TX-Austin-Parmer Lane (TX32)
Job: Product/Test
Education Level: Bachelor's Degree
Job Type: Experienced
HW/SW Manufacturing Test Engineer -
•Develop a test plan to provide test traceability back to product
requirements approved by project stakeholders
•Collaborate with the Business Unit, development teams, Customer
Engineering, Application Engineers, Field Application Engineers and
Compliance Coordinator to develop manufacturing, SVT, Out of Box (OOBE),
System Integration Test (SIT), Certification tests, and/or Compliance tests,
depending on complexity of product
•Develop, qualify and deploy robust, well documented, stakeholder
approved, and cost effective factory tests to allow CMs to autonomously
build and test Freescale products
•Enable end customers to utilize product diagnostics to aid in their
product development and time to market
•Provide defect screening for prototypes to speed design and
manufacturing verification
•Drive Test COE – Tests should have high coverage, short development
cycle, short test execution by CM, be high quality, be cost effective, and
delivered on time
•Provide manufacturing/system test verification and test maintenance
for product hardware/software/packout updates throughout the lifecycle of
the product
•Improve core competency in test methodologies and development tool
technologies related to Freescale silicon
•Evaluate CM test capability as part of vendor qualification and
recertification and escalate to Technical Test Lead and Site Manager if
necessary
•Provide feedback to development teams for product improvement
•Promote infrastructure and automation to improve test efficiency
Qualifications:
- 10+ years experience in design and/or manufacturing test enviorments
- Exposure to embedded Linux
- Familiarity with Freescale processors and systems such as QorIQ and/or
Tower systems
- Schematic and layout review skills from a test perspective
- Good written and verbal skills, able to producr test plans and test
procedures
- In-circuit test, flying probe, and functional test experience
s*****y
发帖数: 200
2
感慨一句觉得楼主的工作要求都很高
也许是自己太弱了。。。
fresh master各种桑不起
1 (共1页)
进入EE版参与讨论
相关主题
土问 layout的一个问题请问:想做VLSI要学什么软件和语言啊
有人熟CADENCE 的ICFB吗??Winners, losers in 2007 chip rankings (ZT)
请问输出eps格式图片的schematic软件?哪些地区EE比较好找工作一些
问个oscillator仿真的问题请教一个cadence问题
job opening - DSP Applications Engineer另外一个cadence里的plot的问题
请教电路设计应用于BME研究cadence layout extraction 和schematic 相差过大的问题
请问OrCAD和Allegro的区别佛州有啥半导体公司?
想找关于Power Electronic 的工作, 该如何准备?有没有做sensor兄弟?
相关话题的讨论汇总
话题: test话题: 8226话题: job话题: product