由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Opening of Circuit Design Engineer position at a Silicon Va (转载)
相关主题
Openings of digital circuits design in bay area【工作机会】加州Verification Engineer (转载)
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)【工作机会】加州HW/FPGA Validation Engineer (转载)
Look for IC expertshardware engineer (board level) 好象机会不多啊? (转载)
netlogic opening - physical design engineer in CPU group (请高人指点,怎么可以把wireless和VLSI结合起来呢?
senior PMIC designersubthreshold IC 的优点和缺点有哪些?
女生MSEE, EE内方向学的有点杂,找工作,求解惑,求定位job opening - Power Electronics Engineer
jobs openings: IC design front end, back end, test 和produjob opening - Analog and Mixed Signal IC Design Engineer
[JOB OPENINGS] 南加州IC公司job opening - RF SOC Design Engineer
相关话题的讨论汇总
话题: design话题: circuit话题: engineer话题: va话题: opening
进入EE版参与讨论
1 (共1页)
d****y
发帖数: 76
1
【 以下文字转载自 JobMarket 讨论区 】
发信人: dooffy (dooffy), 信区: JobMarket
标 题: Opening of Circuit Design Engineer position at a Silicon Valley company
发信站: BBS 未名空间站 (Thu Nov 10 15:49:32 2011, 美东)
A reputable IC design company is now hiring Circuit Design Engineer with the
focus on transistor level circuit design. Please find the detailed job
description at the end of this message. If you are well qualified, we would
like you to join us as soon as you can. For those who are still in the
middle of degree program, we hope you will graduate at the end of this year,
and internship starting immediately is offered and preferred. It can also
be coordinated if you schedule to graduate in May 2012, and can join us as
an intern in either Dec 2011 or Jan 2012.
The employer will provide H-1b sponsorship. And following our current
practice, procedures of green card application will be initiated once you
join us as a full-time employee.
If you are interested, please drop your resume at p*********[email protected]. The
hiring group will schedule phone screening and our HR will follow-up with
on-site interview.
RESPONSIBILITIES:
- High performance, low power custom circuit design in Digital-IP.
- Design, optimization, simulation and characterization of custom digital
circuits.
- Logic equivalence checking and transistor level function verification.
- 6T/8T/10T sram design.
- Library cells and datapath cells design.
- Knowledge of multi-port RF, ROM, CAM, TLB, L1/L2 cache design.
- Understanding device physics and parasitics.
- Layout floor planning and supervision.
MINIMUM REQUIREMENTS:
- BSEE minimum, MSEE preferred.
- 2-4 years of relevant experience
- Strong background in deep submicron CMOS process and device. 45nm and
beyond is preferred
- Good knowledge in high speed and low power circuit design techniques
- Familiar with Hspice, hsim, XA, Nanosim and other simulation tools
- Perl, C/C++ programming skills
- Experience in circuit simulation, schematic capture and layout
verification CAD tools.
- Must be a team player with effective written and verbal communication
skills.
- Must be able to learn quickly and work independently
h*******y
发帖数: 896
2
zan~~~~~~~~
1 (共1页)
进入EE版参与讨论
相关主题
job opening - RF SOC Design Engineersenior PMIC designer
Couple ASIC Openings ( San Jose) (转载)女生MSEE, EE内方向学的有点杂,找工作,求解惑,求定位
let's see how long this thing lasts...jobs openings: IC design front end, back end, test 和produ
最近Power Management IC Design工作好找么[JOB OPENINGS] 南加州IC公司
Openings of digital circuits design in bay area【工作机会】加州Verification Engineer (转载)
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)【工作机会】加州HW/FPGA Validation Engineer (转载)
Look for IC expertshardware engineer (board level) 好象机会不多啊? (转载)
netlogic opening - physical design engineer in CPU group (请高人指点,怎么可以把wireless和VLSI结合起来呢?
相关话题的讨论汇总
话题: design话题: circuit话题: engineer话题: va话题: opening