由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - [JOB OPENINGS] 南加州IC公司
相关主题
【工作机会】加州Verification Engineer (转载)能不能在这求点意见?
贴一个非主流的position opening (转载)netlogic opening - physical design engineer in CPU group (
Open position诚聘做高端网络交换机芯片的优秀人才
jobs openings: IC design front end, back end, test 和produ请高人指点,怎么可以把wireless和VLSI结合起来呢?
Couple ASIC Openings ( San Jose) (转载)就来电话面试了,紧张求教
数电ASIC求内推,Design, Verification,Validation,ApplicationBRCM openning
【工作机会】加州HW/FPGA Validation Engineer (转载)湾区人工智能Startup招digital frontend工程师
Phone interview 求助Opening of Circuit Design Engineer position at a Silicon Va (转载)
相关话题的讨论汇总
话题: experience话题: job话题: test
进入EE版参与讨论
1 (共1页)
j*****5
发帖数: 28
1
两个intern openings。一个full time design verification (principle) opening。
有兴趣的话请email简历到[email protected]
/* */
Job requirements for intern:
============================
The candidate will join a team of highly competent ASIC designers involved
in design, verification, and implementation (ASIC) of advanced data
processing algorithms for high speed data communication
networks.
Candidates should possess the following skills:
- Minimum BSEE and pursuing a MSEE
- Good knowledge of computer architecture and digital design
- Ability to write/read RTL in Verilog/SystemVerilog
- Basic understanding of C/C++ and scripting
Job requirements for full time:
===============================
Requirements:
Typically requires a BS degree and 12 years of experience or an MS degree
and 9 years of experience or a PhD and 6 years of experience
- Experience in a verification lead position.
- Experience in planning the verification process and creating realistic
schedule estimates.
- Experience in developing coverage-driven verification test plans
- Experience writing test specifications (plans) and creating directed and
random test cases.
- Experience in high level Object Oriented test bench environments such as
VMM/UVM
- Strong System Verilog, PERL, TCL, and C/C++ programming skills
- Familiarity with verification languages/environments like Vera, Specman/e
is a big plus.
- Familiarity with constrained random and assertion based verification is
preferred
- Understanding of simulation, synthesis and static timing analysis, formal
verification is a big plus
j*****5
发帖数: 28
2
回答一下邮件收到的问题,intern和full time都是越快开始越好。intern duration
prefer6个
月。 intern可以收new grad,只要你有OPT/CPT可以用就行。
e**********n
发帖数: 6
3

我发你邮件了。我可以intern 6个月,导师说过没问题。你可以发给我详细些的关于公
司信息和职位的需求吗?具体影评流程之类的?不好意思菜鸟问题。。。

【在 j*****5 的大作中提到】
: 回答一下邮件收到的问题,intern和full time都是越快开始越好。intern duration
: prefer6个
: 月。 intern可以收new grad,只要你有OPT/CPT可以用就行。

e****a
发帖数: 117
4
一看就是broadcom

/* */

【在 j*****5 的大作中提到】
: 回答一下邮件收到的问题,intern和full time都是越快开始越好。intern duration
: prefer6个
: 月。 intern可以收new grad,只要你有OPT/CPT可以用就行。

1 (共1页)
进入EE版参与讨论
相关主题
Opening of Circuit Design Engineer position at a Silicon Va (转载)Couple ASIC Openings ( San Jose) (转载)
女生MSEE, EE内方向学的有点杂,找工作,求解惑,求定位数电ASIC求内推,Design, Verification,Validation,Application
请教几个VLSI的就业方向【工作机会】加州HW/FPGA Validation Engineer (转载)
喜欢ASIC VERIFICATION ENGINEER这个方向Phone interview 求助
【工作机会】加州Verification Engineer (转载)能不能在这求点意见?
贴一个非主流的position opening (转载)netlogic opening - physical design engineer in CPU group (
Open position诚聘做高端网络交换机芯片的优秀人才
jobs openings: IC design front end, back end, test 和produ请高人指点,怎么可以把wireless和VLSI结合起来呢?
相关话题的讨论汇总
话题: experience话题: job话题: test