c*********a
发帖数: 2265 | 1 【 以下文字转载自 JobHunting 讨论区 】
发信人: cicicecilia (cicicecilia), 信区: JobHunting
标 题: 招hardware engineer和design verification engineer (转载)
发信站: BBS 未名空间站 (Wed Jun 20 18:02:18 2018, 美东)
发信人: cicicecilia (cicicecilia), 信区: EE
标 题: 招hardware engineer和design verification engineer
发信站: BBS 未名空间站 (Wed Jun 20 17:58:57 2018, 美东)
这两个职位都需要有经验，地点在南加州Aliso Viejo，或者有什么canidate推荐的也
欢迎。hardware这个职位最好可以会说中文。具体的可以看网页：
http://www.indiesemi.com/careers/
Senior Staff Hardware Development Engineer - Job code #077
Job Overview:
We are looking for a Hardware engineer. The successful candidate will be
responsible for defining, designing and managing the production and test
quality of evaluation and application related boards in close cooperation
with the IC design, test and application teams. This position reports to
indie’s VP of Engineering.
Job Summary:
• Design evaluation and reference hardware designs involving a wide
range of applications including RF (Bluetooth, WIFI), advanced sensing
elements and power features to name a few.
• Manage the generation and control quality of all the customer
facing documentation associated with indie product portfolio.
• Hand on experience to draw PCB schematic and layout.
• Interface with SW Systems, QA and IC engineering teams
• Review customer board designs and assisting in their evaluation
and bring up.
Main Requirements:
• 5+ years of experience in a similar position.
• MS degree in Electrical and/or Computer Engineering
• Excellent understanding of board design and tools, including RF
design, Microcontroller subsystems, analog circuits and power converters.
• Debug skills and ability to oversee the PCB layout process is a
must
• RF and antenna knowledge is a plus.
• Experience using Allegro and Altium tool suite
• Competent using spectrum analyzers, oscilloscopes and signal
analyzers.
• Must be a self-starter and must be able to work independently and
in a team environment.
• Excellent verbal and written communication skills.
Geography:
Job opportunity open to our Aliso Viejo CA office.
Senior Staff Design Validation and Test Engineer - Job Code #075
Job Overview:
We are currently looking for a Design Validation and Test (DVT) engineer. An
ideal candidate should have deep and solid understanding on basic EE
concepts and can apply them in real life lab work. The successful candidate
will be responsible for defining and executing the validation plans for new
semiconductor products at IP (in situ characterization) and system levels.
Close collaboration with design team is encouraged as our IC designers do
spend time in the lab!
Job Summary:
• Validate indie’s ICs functionality in the lab against design and
application requirements. Tasks includes test plan and procedure generation
, initial chip bring up, full IP and chip level validation and
characterization over process and temperature and debug analysis while
product is in development stage.
• Define and develop the test setups with reasonable tradeoffs
between accuracy, measurement time, and cost.
• Develop automation software for the tests using LabView or Python
preferably.
• Design hardware fixtures, e.g. a PCB, as a part of the test setup
if no off-the-shelf solution is available.
• Collect, consolidate and analyze test data for review with the
design and quality teams.
• Participate to board and chip design reviews to make sure all the
parameters can be tested. Help implement design features for testing and
automation purposes.
Main Requirements:
• 5+ years of experience in a similar position.
• MS degree in Electrical and/or Computer Engineering
• Have a solid foundation on basic circuit and demonstrated good
understanding on basic analog circuits on areas like transistors, Op Amp,
ADC, DAC, oscillator and clock. RF knowledge is a definitive plus as indie
develops Bluetooth and WIFI solutions.
• Proficient at using various bench test bench equipment such as
DMM, power supply, oscilloscope, spectrum analyzer, signal generator and VNA
• Hands on capability to design and implement EDVT characterization
tests with solid understanding of hardware design and manufacturing test
parameters. Familiar with concepts such as spec compliance matrix.
• Enjoy debugging as well as inventing more efficient ways to test
indie’s ICs
• Comfortable with MCU based systems and FW development tool chain.
• Hands on capability to develop and implement test scripts using C
, C++, LabView and Python programming.
• Be systematic and very well organized, excellent communication
skills as we do have offices in UK, Austin and California with FAE presence
in Asia.
Geography:
Job opportunity open to our Aliso Viejo CA office. | c*********a
发帖数: 2265 | 2 前天发达帖子不知道为什么被删了？有违反什么版规么？ |
|
