由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Broadcom Memory Design Irvine内推
相关主题
下周高通onsite面试Hardware Characterization Engineer,求建议,求祝福,灰常感谢!!!请教如何在matlab上模拟一个简单的wireless network.
ASIC Design Job Openings: Broadcom, Bay AreaSensor network simulator
模拟里边的解析解conditional stable
Design Compiler Cell Charaterization 问题Cadence corner simulations
请教关于verilog综合的问题AMS simulator in Cadence Virtuoso ADE
请问有人有DFT compiler相关的tutorial material吗?opnet 和 NS2
broadcom要卖wcc?[help] 想找个simulation package
cascode transistorRe: 咋没人讨论Solid state 和Semiconductor的呢?
相关话题的讨论汇总
话题: memory话题: design话题: good话题: circuit话题: level
进入EE版参与讨论
1 (共1页)
c*******c
发帖数: 726
1
帮转,朋友是hiring manager,有意可站内私信
Broadcom Memory Designer, All level, Irvine, CA
----------------------------------------------------------------------------
------
Job Description:
Memory Circuit Design Engineer
We are looking for energetic and passionate memory design engineers to join
our Central Engineering Group and be part of an elite memory team
responsible for the development of memory compilers and custom macros of all
types on the bleeding edge of process technology. Typically requires a
minimum of 8+ years of relevant experience and a Bachelor in Electrical
Engineering.
Job Responsibilities
Design and build memory or circuit blocks at the gate or transistor level
Simulate and analyze the circuit design using transistor level simulators
Extract the layout and perform post-layout simulations and verification
Floorplan physical implementation and leafcell layout integration to build
the physical macro
Integrate characterization flow to extract timing and power information
Develop scripts to automate characterization flow, simulations, and
verification
Specify and verify various behavioral and physical memory models
Document the design specifications, behavioral description, and timing
diagrams
Help specify silicon test plan and correlate silicon to simulation data
Skillset Required
Expertise in development of memory compilers and custom macros of all types;
SRAMs, Register-files, Multi-ports, ROM, etc…
Good understanding of transistor level circuit behavior and device physics
Good understanding of signal integrity analysis, EM/IR analysis, and
reliability analysis
Good understanding of memory behavioral and physical models
Good understanding of DFT schemes and chip level integration
Familiar with test setups, silicon testing and debug
Proficient in running simulators, writing automation scripts, and are tools
savvy
Good communication, interpersonal, and leadership skills
Motivated, self-driven and good at multi-tasking
1 (共1页)
进入EE版参与讨论
相关主题
Re: 咋没人讨论Solid state 和Semiconductor的呢?请教关于verilog综合的问题
Re: Question on DFT请问有人有DFT compiler相关的tutorial material吗?
Intel says it fabricates SRAM using 0.09-micbroadcom要卖wcc?
job openning at CAcascode transistor
下周高通onsite面试Hardware Characterization Engineer,求建议,求祝福,灰常感谢!!!请教如何在matlab上模拟一个简单的wireless network.
ASIC Design Job Openings: Broadcom, Bay AreaSensor network simulator
模拟里边的解析解conditional stable
Design Compiler Cell Charaterization 问题Cadence corner simulations
相关话题的讨论汇总
话题: memory话题: design话题: good话题: circuit话题: level