由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - HR just emailed for referral
相关主题
Netlogic looking for 4 cpu verification engineers问一下google research 的申请。
Netlogic is hiring physical design engineer关于FPGA/ASIC Design Engineer Position 的疑问。
一个loop里放两个operation,和两个Loop里各放一个operation校园招聘会能找到工作的概率大吗?
Job OpeningeBay openings: software engineer in quality
EE女生求版上前辈推荐工作或实习请教下ASIC Engineer的起薪的问题,谢谢
Software Engineer - Data Science (SF)弯区做ee的大公司entry level一般多少钱
找工作的一些心得-关于招聘会湾区asic design engineer待遇, fresh phd
有没有做工程的比如IC方面的?工资谈判求教 asic design engineer, fresh phd
相关话题的讨论汇总
话题: cpu话题: engineers话题: referral话题: hr话题: logic
进入JobHunting版参与讨论
1 (共1页)
f*********r
发帖数: 674
1
You can find all North American/USA positions (standard and tough to fill)
posted under Careers on the company’s external website: http://www.netlogicmicro.com
We will keep the openings updated on a weekly basis; please check it
regularly for referral opportunities.
The extremely tough to fill Engineering jobs today are:
CPU Verification Engineers (Core Pipeline and Memory Sub-system)
CPU Design Engineers
f*********r
发帖数: 674
2
Job opening:
Senior ASIC Logic Designer
Submit ResumeSilicon Valley
The successful candidate will be a “hands-on” Logic Designer responsible
for performing micro-architecture and logic design in the development of
high performance communications interfaces and peripherals on a state-of-the
-art CPU/SoC product.
He/she will contribute to the advancement of NetLogic Microsystems’s
cutting-edge logic design methodology and to the continual improvement of
critical methodology linkages to circuit, ph
t*********n
发帖数: 378
3
Hi~给发信给你的未名邮箱了~请查收~
多谢分享!

of-the
of

【在 f*********r 的大作中提到】
: Job opening:
: Senior ASIC Logic Designer
: Submit ResumeSilicon Valley
: The successful candidate will be a “hands-on” Logic Designer responsible
: for performing micro-architecture and logic design in the development of
: high performance communications interfaces and peripherals on a state-of-the
: -art CPU/SoC product.
: He/she will contribute to the advancement of NetLogic Microsystems’s
: cutting-edge logic design methodology and to the continual improvement of
: critical methodology linkages to circuit, ph

1 (共1页)
进入JobHunting版参与讨论
相关主题
工资谈判求教 asic design engineer, fresh phdEE女生求版上前辈推荐工作或实习
请问performance engineer 和software engineerSoftware Engineer - Data Science (SF)
JVM技术公司在招人,有需要推荐的请联系找工作的一些心得-关于招聘会
求助:想找ASIC verification但目前只有Product Engineer offer有没有做工程的比如IC方面的?
Netlogic looking for 4 cpu verification engineers问一下google research 的申请。
Netlogic is hiring physical design engineer关于FPGA/ASIC Design Engineer Position 的疑问。
一个loop里放两个operation,和两个Loop里各放一个operation校园招聘会能找到工作的概率大吗?
Job OpeningeBay openings: software engineer in quality
相关话题的讨论汇总
话题: cpu话题: engineers话题: referral话题: hr话题: logic