由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - Job Opening in Broadcom: Principal Logic Design Engineer - SATA Expert
相关主题
Job Opening in Broadcom: Principal Design Engineer - Accelerator expertJob Openings: Software Design Engineer, Hardware Design Engineer ......
湾区硬件公司招firmware enigneer[Apple openings] Hardware Systems Integration Engineer/Hardware Design Engineer
转贴一个硅工职位信息-Sr.Product Definer @RTP,NC招MAC layer software engineer (TI/DALLAS)
sr control engineer opening求embedded hardware/firmware内推. 还有:怎么找内推?
Opennings: senior PMIC designers (转载)Embedded Software Engineer in Westford, MA!
netlogic opening - physical design engineer in CPU groupProgram manager and Firmware engineer in IOT startup in San Francisco
招人 - Sr. Physical Design Engineer公司主页上那种一二十项的要求,你都能满足吗?
Digital/Mixed Signal Design Engineer 加州苹果embedded/firmware面试准备什么
相关话题的讨论汇总
话题: design话题: 8226话题: sata话题: engineer话题: broadcom
进入JobHunting版参与讨论
1 (共1页)
b**t
发帖数: 102
1
(有意请先PM, thanks!)
Principal Logic Design Engineer - SATA Expert
The Processor Division of Broadcom Corporation is well known in the
semiconductor industry for providing super high-performance multi-core
network microprocessors. We are staffing up in critical R&D areas in the
high-rise facility at Highway 101 & Great America Parkway
As a senior Logic Design Engineer you will be responsible for performing
micro-architecture and logic design in the development of I/O devices in
high performance multi-threaded, multicore CPU design. The efficiency of
various on-chip interfaces will be key to delivering maximum performance in
the system.
This is an opportunity to broaden your chip and system view as a member of a
key-contributing group at Broadcom. The Multi-core XLP Network Processor
has been touted “An Exceptional CPU, well beyond the capabilities of other
embedded processors” by The Microprocessor Report, July 2010.
Responsibilities:
• Develop micro-architecture specification for assigned I/O block(s)
• Implement the RTL code for the unit.
• Collaborate with verification team in the development of testplan,
testbench and tests; and assist in debugging of test failures.
• Support physical design team in writing timing constraints, analyze
timing violations and perform timing fixes in RTL.
• Own and drive future design of additional I/O blocks
*LI-VV1
Job Requirements • Experience required is typically a BSEE degree
and 12 years of experience, an MSEE degree 9 and years of experience or a
PhD EE and 6 years of experience or equivalent.
• SATA expertise preferred
• Working knowledge of IO devices such as SATA, SRIO, I2C, UART and
various Flash interfaces.
• Working knowledge of Verilog, multi-domain clock synchronization,
pipelining, various flow control methods and low-power techniques.
• Excellent written and verbal communication skills.
*LI
Country United States
State/Province California
City/Town Santa Clara
Shift 1st Shift - Day
Percent of Travel Required 5% - 10%
Function Engineering
Discipline IC Design
1 (共1页)
进入JobHunting版参与讨论
相关主题
苹果embedded/firmware面试准备什么Opennings: senior PMIC designers (转载)
Power Management IC design openingsnetlogic opening - physical design engineer in CPU group
[Apple Jobs] Software Engineer and software QA招人 - Sr. Physical Design Engineer
找工作真烦躁Digital/Mixed Signal Design Engineer 加州
Job Opening in Broadcom: Principal Design Engineer - Accelerator expertJob Openings: Software Design Engineer, Hardware Design Engineer ......
湾区硬件公司招firmware enigneer[Apple openings] Hardware Systems Integration Engineer/Hardware Design Engineer
转贴一个硅工职位信息-Sr.Product Definer @RTP,NC招MAC layer software engineer (TI/DALLAS)
sr control engineer opening求embedded hardware/firmware内推. 还有:怎么找内推?
相关话题的讨论汇总
话题: design话题: 8226话题: sata话题: engineer话题: broadcom