由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - 下周高通onsite面试Hardware Characterization Engineer,求建议,求祝福,灰常感谢!!!
相关主题
ASIC DFT Engineer喜欢ASIC VERIFICATION ENGINEER这个方向
SENIOR DFT ENGINEER positionJob Opening (转载)
半导体测试,有人熟吗?Phone interview 求助
job openjobs openings: IC design front end, back end, test 和produ
Broadcom Memory Design Irvine内推我作为外行对IC的理解
Intel Job Openings (转载)【工作机会】加州Verification Engineer (转载)
请教电路大拿们一个问题,DRAM core voltage【工作机会】加州HW/FPGA Validation Engineer (转载)
Signal Integrity Characterization Engineer needed. (转载)Re: Question on DFT
相关话题的讨论汇总
话题: test话题: ate话题: engineer话题: experience
进入EE版参与讨论
1 (共1页)
c***x
发帖数: 455
1
大家好,小弟下周高通onsite面试Hardware Characterization Engineer,求建议,灰
常感谢!!!
Job Function:
Test and characterization of hi-speed interfaces, DSP cores, microprocessors
, memories, pads, and peripherals. These include but are not limited to:
SRAM, DRAM, DDR, PCIe, USB Phy, HDMI, TSIF, CAMERA IF. Hands on experience
with automatic test equipment (ATE) is a must. Experience with bench
instrumentation a plus. Engineer will be responsible for developing
Characterization Plans, Developing Test Programs, Data Collection and
Technical Data Analysis of parametric performance.
Skills/Experience:
- Verigy SOC 93000 ATE hands on experience is a plus.
- Understanding device functional specifications and timing diagrams
- Understanding of HI-SPEED test and characterization including eye diagram
characteristics, differential signals, etc.
- Developing Characterization and Test plans
- Developing ATE tests/routines/programs to execute test plans.
- Requires excellent interpersonal and teamwork skills with proven ability
to work effectively in a fast-paced environment.
- Must demonstrate strong problem solving and debugging skills.
- Programming skills: C, C++, PERL
- Understanding DFT - Built In Self Test - BIST for memory
- Strong knowledge of sequential and combinational logic in CMOS design
- Good knowledge of computer organization(ARM/RISC)
- Familiar with CMOS Fab processes and technology
- ATE test hardware: testers and handler
求建议,多多益善,畅所欲言,灰常感谢!
1 (共1页)
进入EE版参与讨论
相关主题
Re: Question on DFTBroadcom Memory Design Irvine内推
job openning at CAIntel Job Openings (转载)
好像数据去噪都是用DWT, 为什么不用CWT?请教电路大拿们一个问题,DRAM core voltage
请问:怎么用"DFT"区别频率不一样的合成波啊?Signal Integrity Characterization Engineer needed. (转载)
ASIC DFT Engineer喜欢ASIC VERIFICATION ENGINEER这个方向
SENIOR DFT ENGINEER positionJob Opening (转载)
半导体测试,有人熟吗?Phone interview 求助
job openjobs openings: IC design front end, back end, test 和produ
相关话题的讨论汇总
话题: test话题: ate话题: engineer话题: experience