由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Intern Opportunity for 3D-IC layout in Chicago Area
相关主题
完全没有基础,能有做IC设计的工作机会么做layout怎么样
front-end还是back-endRe: VLSI and Cadence
digital设计里面是怎么把verilog design转换成chip layout的?求助:如何用verilog设计 8-bit squaring ROM
layout是不是很容做?ic design or signal processing?
对career很迷茫(VLSI到RF)请教转专业做ic design的MS找intern的经验
有没有人觉得做VLSI的EDA就像是给别人打下手的感觉哪里有dsp verilog实现的文档或者资料?
请教几个VLSI的就业方向请教一个选课的问题,关于systemc
求工作推荐VLSI&FPGA
相关话题的讨论汇总
话题: 3d话题: ic话题: tezzaron话题: design话题: intern
进入EE版参与讨论
1 (共1页)
n*****a
发帖数: 313
1
Tezzaron is the world leader in three-dimensional integrated circuits (3D-
ICs) design and fabrication.
As a Tezzaron intern, you will work with experienced chip designers on the
leading edge of the semiconductor industry. You get hands-on experience with
high performance mixed signal 3D-IC designs. You do not just"shadow" the
engineers; you contribute directly to our ground-breaking projects.
Our internships feature team-building activities with the intern group and
with the engineering department. "Lunch and Learn" sessions explore topics
such as 3D memory architecture, 3D-IC processing, analog design techniques,
verification methodologies, and the latest EDA software.
We are now accepting applications for two engineering internships to begin
in January 2015 and extend through June. We want highly accurate and detail
oriented individuals with a vigorous work ethic – people who do what it
takes to achieve success on schedule.
Duties:
o Design 3D-IC layouts using submicron CMOS processes
o Debug designs using latest verification methodologies
Requirements:
o Junior, Senior, or grad student in Computer Engineering or EE
o Knowledge of Unix/Linux, Verilog, and scripting languages
o Excellent communication and problem solving skills
o Course work in VLSI and logic design
o Experience in IC layout design is a plus
Hours and Term:
o January 2015 through June 2015
o Full time (40+ hours per week)
o Overtime is paid (and encouraged)
Location o Naperville, Illinois
To Apply for this Position
Communication skills are very important. Please craft a compelling cover
letter detailing your relevant coursework and experience; explain how this
internship fits your career plans.
Your resume must include your grade point average, your GRE score, and your
work authorization (US citizenship,permanent residency, F-1 visa, etc.).
Send your résumé and cover letter to Tezzaron by email at careers@tezzaron
.com
1 (共1页)
进入EE版参与讨论
相关主题
VLSI&FPGA对career很迷茫(VLSI到RF)
数字VLSI工作请教有没有人觉得做VLSI的EDA就像是给别人打下手的感觉
Digital IC 都能找那些公司啊请教几个VLSI的就业方向
小弟初来乍到,望各位大虾指点求工作推荐
完全没有基础,能有做IC设计的工作机会么做layout怎么样
front-end还是back-endRe: VLSI and Cadence
digital设计里面是怎么把verilog design转换成chip layout的?求助:如何用verilog设计 8-bit squaring ROM
layout是不是很容做?ic design or signal processing?
相关话题的讨论汇总
话题: 3d话题: ic话题: tezzaron话题: design话题: intern