由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - job opening - Wireless communication designer (转载)
相关主题
multiple openings in ASIC design(Santa Clara) (转载)最后一次恳求工作推荐: EE--------Digital Logic Design/VLSI/
Digital/Mixed Signal Design Engineer 加州internships (summer 2013) & senior engineer opening for Xilinx (bay area, CA)
招人 - two positions这周两个on-site,据说这里求bless很灵的
Senior ASIC Design Engineer opening --Santa Clara, CAEE想在华盛顿DC找,可行吗?
请教amd的面试怎么准备求分析,现在是不是好时机出来工作?
恳求工作内推: Electrical and Computer Engineering方向ASIC design找工作该如何准备?
恳求工作内推: Electrical and Computer Engineering方向OPT laid off 求内推
恳求工作内推: Electrical and Computer Engineering方向[硬件招聘]湾区Deep Learning, senior RTL/FPGA全职
相关话题的讨论汇总
话题: job话题: verilog话题: design话题: wireless
进入JobHunting版参与讨论
1 (共1页)
h*******y
发帖数: 896
1
【 以下文字转载自 EE 讨论区 】
发信人: heartaway (9527), 信区: EE
标 题: job opening - Wireless communication designer
发信站: BBS 未名空间站 (Thu Feb 10 17:07:41 2011, 美东)
If your background matches this position, please send me your resume
(email needed).
========================
Job Posting: Feb 1, 2011
Primary Location: US-TX-Austin-Oak Hill (TX30)
Job: IC Design
Education Level: Master's Degree
Job Type: Experienced
Responsibilities/Expectations:
- Engineer responsible for the definition, design, implementation and
verification/validation of digital signal processing algorithms for
advanced wireless communication systems targeting FPGA's and ASIC's.
Knowledge Skills:
- Advanced knowledge of digital logic design and verification using
Verilog and System Verilog/C
- This position will require the individual to develop a detailed
understanding of communication standards such as WCDMA and LTE.
- Must possess excellent organizational, interpersonal, and
communication skills.
Qualifications:
- BS or MS in Electrical or Computer Engineering
Experience in digital RTL design and doing verification using Verilog and
System Verilog/C. High performance designs, BIST, scan, debug, etc. very
useful. Solid knowledge of UNIX scripting, C++/PERL, synthesis, timing,
place and route, and FPGA development tools is desirable.
1 (共1页)
进入JobHunting版参与讨论
相关主题
[硬件招聘]湾区Deep Learning, senior RTL/FPGA全职请教amd的面试怎么准备
We are hiring恳求工作内推: Electrical and Computer Engineering方向
Job opportunity in Bay area恳求工作内推: Electrical and Computer Engineering方向
Hiring: Modeling Engineer恳求工作内推: Electrical and Computer Engineering方向
multiple openings in ASIC design(Santa Clara) (转载)最后一次恳求工作推荐: EE--------Digital Logic Design/VLSI/
Digital/Mixed Signal Design Engineer 加州internships (summer 2013) & senior engineer opening for Xilinx (bay area, CA)
招人 - two positions这周两个on-site,据说这里求bless很灵的
Senior ASIC Design Engineer opening --Santa Clara, CAEE想在华盛顿DC找,可行吗?
相关话题的讨论汇总
话题: job话题: verilog话题: design话题: wireless