由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
SanFrancisco版 - 【JOBS】10.01 -- 10.31
相关主题
FPGA engineer, analog design (Serdes) engineer, analog design (SRAM) engineer and IC layout engineer硅谷小道: 听说现在半导体tape out非常的贵
Engineer positions open求工作,EE
【JOBS】10.16-》10.31回国行李箱带FPGA加大量导线会不会被当恐怖分子?
到Synopsys做软工前景如何?硅谷小道: 听说现在半导体tape out非常的贵 (转载)
Digital/Mixed Signal Design Engineer 加州【JOBS】Electronics Test Development Engineer
希望加入google的朋友们注意了,Google 硬件部门openings avaimultiple positions available in semiconductor company
有熟悉Agate Logic这个中国人开的FPGA Start-up公司的吗?硅谷工作机会
贴两位置immediate semiconductor openings
相关话题的讨论汇总
话题: jobs话题: system话题: ip话题: good话题: level
进入SanFrancisco版参与讨论
1 (共1页)
D**0
发帖数: 2048
1
0)所有09.16 -- 10.15之间的职位空缺、求职帖请回复此贴,请勿另开新帖
1)请务必申明联系方式
2)回复贴前请仔细读帖子内容
3) 所有转载Job Hunting版的空缺贴也请跟随此贴
k******d
发帖数: 48
2
// reply to bbs email, this is for NCG, new college graduate.
System Design Engineer*
System Integration and Validation
Xilinx is seeking a design engineer to validate next-generation FPGAs. The
individual will work with the team to provide hardware prototyping and
emulation systems to validate new silicon features at a system-level. The
individual will find and drive resolution of bugs in the silicon design, IP,
tools, and other parts of the complete solution. The individual will review
next-generation product specifications and develop novel methods for system
-level modeling and verification.
Responsibilities: FPGA implementation, FPGA prototyping, system-level debug,
simulation, and scripting/automation.
Requirements:
- BS in EE/CE + 2-5 years experience or MS in EE/CE.
- Good knowledge of Verilog or VHDL and simulation.
- Knowledge of C or C++.
- Good communication skills and methodical working practices.
- Understanding of requirements for system-level design and verification
processes.
The ideal candidate will have one or more of the following:
- Familiarity with Xilinx FPGAs.
- Knowledge of Embedded Systems and processor architecture.
- Knowledge of Ethernet, TCP/IP protocols, PCI Express.
- Familiarity with scripting languages: Shell, Perl, Tcl.

【在 D**0 的大作中提到】
: 0)所有09.16 -- 10.15之间的职位空缺、求职帖请回复此贴,请勿另开新帖
: 1)请务必申明联系方式
: 2)回复贴前请仔细读帖子内容
: 3) 所有转载Job Hunting版的空缺贴也请跟随此贴

b*****e
发帖数: 819
3
opening for junior digital IP designer in a SF bay area company
We have openning for junior digital IP (transistor level) designer (0~4
years of experience, fresh MS is ok) in a SF bay area company. Please send
resume to f**************[email protected] if you are interested.
Thanks
w****6
发帖数: 26
4
Entry level position at PayPal. Good for fresh graduate in Stat/Math. Strong
analytic skill and good communication skills. Please send
resume to l**[email protected] if you are interested.
Thanks
1 (共1页)
进入SanFrancisco版参与讨论
相关主题
immediate semiconductor openingsDigital/Mixed Signal Design Engineer 加州
如何利用自己的专业知识来投资股票希望加入google的朋友们注意了,Google 硬件部门openings avai
EE方向的engineer找事情做 (转载)有熟悉Agate Logic这个中国人开的FPGA Start-up公司的吗?
(San Jose, CA) startup is hiring system engineer (转载)贴两位置
FPGA engineer, analog design (Serdes) engineer, analog design (SRAM) engineer and IC layout engineer硅谷小道: 听说现在半导体tape out非常的贵
Engineer positions open求工作,EE
【JOBS】10.16-》10.31回国行李箱带FPGA加大量导线会不会被当恐怖分子?
到Synopsys做软工前景如何?硅谷小道: 听说现在半导体tape out非常的贵 (转载)
相关话题的讨论汇总
话题: jobs话题: system话题: ip话题: good话题: level